This listing of claims will replace all prior versions, and listings, of claims in the application:

Claims 1-16 (canceled)

- Claim 17 (previously presented): A combination for use in 1 a multi-stage switch, the combination comprising: 2 a plurality of central modules, each including 3 outgoing links towards output modules including a 4 plurality of output ports; 5 a plurality of input modules, each including 6 i) virtual output queues, and 7 outgoing links coupled with each of the 8 plurality of central modules; and 9 means for matching a non-empty virtual output 10 queue of the input module with an outgoing link in the 11 input module; and 12 means for matching the outgoing link of the input 13 module with an outgoing link of one of the central 14 modules, 15 wherein high switch throughput can be achieved 16 without speedup of the central modules. 17
 - 1 Claim 18 (original): The combination of claim 17 wherein
 - 2 the means for matching a non-empty virtual output queue of
 - 3 an input module with an outgoing link in the input module
 - 4 include:
 - i) means for broadcasting a request for the
 non-empty virtual output queue to an arbiter for
 each of the outgoing links of the input module;

for each of the outgoing links of the input 8 module, an arbiter for selecting a non-empty 9 virtual output queue that broadcast a request; 10 iii) means for sending a grant to an arbiter for 11 the selected non-empty virtual output queue; and 12 for the selected non-empty virtual output 13 queue, an arbiter for selecting an outgoing link 14 from among the one or more outgoing links that 15 sent a grant. 16

- 1 Claim 19 (original): The combination of claim 18 wherein
- 2 the means for matching a non-empty virtual output queue of
- 3 an input module with an outgoing link in the input module
- 4 performs the match within one cell time slot.
- 1 Claim 20 (original): The combination of claim 18 wherein
- 2 the arbiter of each of the outgoing links of the input
- 3 module for selecting a non-empty virtual output queue that
- 4 broadcast a request, includes a pointer updated in
- 5 accordance with a round robin discipline.
- 1 Claim 21 (original): The combination of claim 20 wherein
- 2 the pointer moves through groups of virtual output queues,
- 3 before moving through virtual output queues within each
- 4 group.
- 1 Claim 22 (original): The combination of claim 17 wherein
- 2 the means for matching a non-empty virtual output queue of
- 3 the input module with an outgoing link in the input module
- 4 performs multiple matching iterations within one cell time
- 5 slot.

- 1 Claim 23 (original): The combination of claim 17 wherein
- 2 the means for matching the outgoing link with an outgoing
- 3 link of one of the central modules include:
- 4 i) means for broadcasting a request for the outgoing
- 5 link of the input module to an arbiter for each of the
- outgoing links of the central modules that lead towards
- 7 an output port associated with the virtual output queue
- 8 matched with the outgoing link of the input module;
- 9 ii) for each of the outgoing links of the central
- 10 module, an arbiter for selecting an outgoing link of the
- input module that broadcast a request; and
- 12 iii) means for sending a grant to the selected outgoing
- 13 link of the input module.
 - 1 Claim 24 (original): The combination of claim 23 wherein
 - 2 the arbiter of each of the outgoing links of the central
 - 3 module for selecting an outgoing link that broadcast a
 - 4 request, includes a pointer updated based on a round robin
 - 5 discipline.
 - 1 Claim 25 (original): The combination of claim 17 wherein
 - 2 there are:
 - k input modules, each having n input ports, n x k
 - 4 virtual output queues, and m outgoing links.
 - 1 Claim 26 (original): The combination of claim 25 wherein,
 - 2 n x k virtual output queues of each input module are
 - 3 grouped into k groups of n virtual output queues.

- 1 Claim 27 (original): An input module for use a multi-stage
- 2 switch including a plurality of central modules, the input
- 3 module comprising:
- 4 a) virtual output queues;
- b) outgoing links coupled with each of the plurality
- of central modules; and
- 7 c) means for matching a non-empty virtual output
- gueue of an input module with an outgoing link in the
- 9 input module, the means for matching including
- i) means for broadcasting a request for the non-empty
- virtual output queue to an arbiter for each of the
- outgoing links of the input module,
- ii) for each of the outgoing links of the input module,
- an arbiter for selecting a non-empty virtual output queue
- 15 that broadcast a request,
- 16 iii) means for sending a grant to an arbiter for the
- 17 selected non-empty virtual output queue, and
- iv) for the selected non-empty virtual output
- queue, an arbiter for selecting an outgoing link
- from among the one or more outgoing links that
- 21 sent a grant.
 - 1 Claim 28 (original): The input module of claim 27 wherein
 - 2 the means for matching a non-empty virtual output queue of
 - 3 an input module with an outgoing link in the input module
 - 4 performs such matching within one cell time slot.
 - 1 Claim 29 (original): The input module of claim 27 wherein
 - 2 the arbiter of each of the outgoing links of the input
 - 3 module for selecting a non-empty virtual output queue that

- 4 broadcast a request, is pointer updated in accordance with
- 5 a round robin discipline.
- 1 Claim 30 (original): The input module of claim 29 wherein
- 2 the pointer moves through groups of virtual output queues,
- 3 before moving through virtual output queues within each
- 4 group.
- 1 Claim 31 (original): The input module of claim 27 wherein
- 2 means for matching a non-empty virtual output queue of an
- 3 input module with an outgoing link in the input module
- 4 repeats such matching within one cell time slot.
- 1 Claim 32 (original): The input module of claim 27 wherein
- 2 there are k input modules, each having n input ports, n x k
- 3 virtual output queues, and m outgoing links.
- 1 Claim 33 (original): The input module of claim 32 wherein
- 2 the n x k virtual output queues of each input module are
- 3 grouped into k groups of n virtual output queues.

Claims 34-35 (canceled)